ASIC designer

Post thread
S
  • Locked
In Multicycle path, Why do we move back the hold check to 0ns?
Replies
0
Views
809
SuryaTeja_99
S
P
  • Locked
Info in .lef file
Replies
2
Views
1K
D.A.(Tony)Stewart
R
  • Locked
Weighted Round Robin Arbiter
Replies
0
Views
868
Renash
R
S
  • Locked
Genus Foundation Flow?
Replies
0
Views
1K
SidDVS
S
S
  • Locked
  • Discussion
USB related Queries
Replies
0
Views
765
subbireddy
S
B
  • Locked
  • Discussion
SAR ADC Measurement Results
Replies
0
Views
728
Bagherieda
B
C
  • Locked
  • Discussion
warning related to lib cells at synthesis
Replies
0
Views
950
Crazyshan
C
S
  • Locked
  • Discussion
**** slew Liimt and data slew limit
Replies
0
Views
690
sjt1003
S
T
  • Locked
  • Discussion
re configurable FIR filter
Replies
0
Views
677
tejasgol721
T
J
  • Locked
  • Discussion
Verilog (-ams) 1364-2005 Simulator for analog designs (freeware)
Replies
0
Views
712
jeetesh
J
M
  • Locked
  • Discussion
About Clock Tree Synthesis
Replies
1
Views
777
nitin kala
N
C
  • Locked
  • Discussion
jobs.fusionservices.in
Replies
1
Views
751
arjundasari
A
A
  • Locked
  • Discussion
Need help...
Replies
1
Views
821
farhada
F
V
  • Locked
  • Discussion
Synopsys NCX
Replies
1
Views
860
venkatkrishnan.b
V
A
  • Locked
  • Discussion
Cache in memory(MESI Protocol)
Replies
0
Views
843
aasai
A
  • Locked
  • Discussion
asic design flow
Replies
0
Views
756
sanju_
P
  • Locked
  • Discussion
psub multstamp error
Replies
0
Views
877
pratibha patil
P
H
  • Locked
  • Discussion
Synthesizing Synchronous resets using design compiler
Replies
1
Views
966
phoenixpavan
B
  • Locked
  • Discussion
How to design a Asic from FPGA CODE and implement fab libraries, and is FEL useful
Replies
0
Views
881
baldwindias
B
A
  • Locked
  • Discussion
Design Compiler
Replies
0
Views
765
Aggieland
A
Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…